3
1
Back

Ord*sin(lf2), h0], [ ird*cos(lf0), ird*sin(lf0), h1], [ ord*cos(lf1), ord*sin(lf1), h1], [ ord*cos(lf1), ord*sin(lf1), h1], [ 0,0,h2], Created on Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes are merged with plated holes count 16 Latest commits for file Panels/Futura Heavy BT.ttf | Bin 9479 -> 14135 bytes caixa_sr2.png | Bin 0 -> 138868 bytes Docs/precadsr_bom.md | 3 | 1nF | Film capacitor | | | D6, D7 | 2 | 1M | Resistor | | R16, R17, R19, R20 | 4 .../precadsr-Edge_Cuts.gbr | 30 .../precadsr_aux_Gerbers/precadsr-F_Mask.gbr | 266 .../precadsr_aux_Gerbers/precadsr-F_Paste.gbr | 4 | 100k | Resistor | | | J12 | 1 | LM358 | Low-Power, Dual Operational Amplifiers, DIP-14/SOIC-14 Low-Power, Dual Operational Amplifiers, DIP-8/SOIC-8/TO-99-8 Samba_Reggae_1.html.

New Pull Request