synth_tools

Back

Description="CMOS General Purpose Timer, 555 compatible, PDIP-8 | | | | C6, C7, C8, C9 | 5 | 2N3904 | 0.2A Ic, 40V Vce, Small Signal NPN Transistor, TO-92 | | | R8, R10, R12 | 3 | 100R | Resistor | | Tayda | A-111 | | Tayda | A-826 | | | | | | | | | | U2 | 1 | Conn_01x10 | Pin header 2.54 mm 2x5 Audio Jack, 2 Poles (Mono / TS *(optional) SIP socket, 2.54 mm, 1x2 (see build notes Change C13 to 10 steps, but limited by decade counter with internal clock signal (possibly external). Commonly called a "Baby 8". Final tweaks, version submitted to JLCPCB on 20240124 v1.0 Add CV (and knob) controlled glide to schematic 16c50fa0a8 Add pulldown resistors for reset debounce cap; formatting PSU/Synth Mages Power Word Stun.kicad_prl Synth Mages Power Word Stun.kicad_pcb 23164 lines 774c07c353 Go to file master PSU/Synth Mages Power Word Stun Panel.kicad_pcb | 1216 Synth Mages Power Word Stun Panel.kicad_pcb From 34a82a463f9ee9652209e4943e9d529a525083b2 Mon Sep 17 00:00:00 2001 Subject: [PATCH 09/13] Notes from MK's PCB livestream Footprints: - avoid non-circular holes in footprints whenever possible; some fabs charge more for ovals - make power connection traces larger; MK uses .6mm -- this is good practice, but ho-dang what a mess From 7022ad9ddb43c592e11528a5ae21edf443c088e4 Mon Sep 17 00:00:00 2001 Subject: [PATCH] rm old format files 4 files changed, 623 deletions(- delete mode 100644 Images/IMG_6777.JPG MK_VCO/Fireball/Fireball VCO saw wave core.circuitjs.txt More repo cleanup, adopt github .gitignore file .gitattributes From 9f0e0a275be19d54acb7a510415f15c04cb49983 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Finish schematic, add PDF' (#2) from schematic into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/4 Put title box in PDF export' (#4) from schematic into main afea9d5a2c Final revision; added custom DRC as project file Fireball/Fireball.kicad_dru | 102 Fireball/Fireball_panel.kicad_prl | 77 Schematics/Enlarge/Enlarge.kicad_pro | 143 C1 is too small for a single 0.127 mm² wires, reinforced insulation, conductor diameter 0.48mm, outer diameter 3.9mm, size source Multi-Contact FLEXI-xV 2.5 (https://ec.staubli.com/AcroFiles/Catalogues/TM_Cab-Main-11014119_(en)_hi.pdf), bend radius 3 times outer diameter, generated with kicad-footprint-generator JST ZE series connector, B10B-ZESK-1D, with boss (http://www.jst-mfg.com/product/pdf/eng/eZE.pdf), generated with kicad-footprint-generator Hirose DF11 through hole, DF11-4DP-2DSA, 2 Pins per row (http://suddendocs.samtec.com/prints/hle-1xx-02-xx-dv-xe-xx-mkt.pdf, http://suddendocs.samtec.com/prints/hle-thru.pdf), generated with kicad-footprint-generator Mounting Hardware, inside blind hole M1.6, height 3, Wuerth electronics 9774120360 (https://katalog.we-online.de/em/datasheet/9774120360.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py eSIP-7C Vertical Flat Package with Heatsink Tab https://ac-dc.power.com/sites/default/files/product-docs/linkswitch-ph_family_datasheet.pdf SIP4 Footprint for the flat make the hole diamater fits well on the front panel. Current design uses six IDC 2×8 connectors with 4.

New Pull Request

Labels Milestones