3
1
Back

0.748097 0.586806 vertex 3.3328 -2.22927 19.9 facet normal -0.766031 0.0754507 -0.63836 facet normal 0.400391 0.779907 0.481074 facet normal 8.100479e-01 -3.569934e-03 5.863528e-01 vertex -1.091137e+02 9.725134e+01 9.685153e+00 vertex -1.089871e+02 9.665134e+01 9.510337e+00 facet normal 0.681165 0.725369 0.0992665 facet normal 8.178463e-01 9.612482e-04 -5.754359e-01 vertex -1.052940e+02 9.695134e+01 1.056119e+01 facet normal -0.768461 0.630682 0.108208 facet normal -0.695475 -0.464692 -0.548065 facet normal 4.808131e-01 0.000000e+00 8.768231e-01 vertex -1.094227e+02 9.665134e+01 6.160168e+00 vertex -1.092005e+02 9.725134e+01 6.037139e+00 facet normal -0.617515 -0.144952 0.773087 vertex 5.07598 4.42088 7.17947 vertex -6.8561 -0.38016 7.04537 facet normal 0.00128232 -0.115649 0.993289 vertex 7.11568 -1.05741 7.9151 facet normal 0.161815 -0.533428 0.830223 facet normal -9.017155e-001 -3.614251e-003 4.323149e-001 vertex 4.053363e+000 2.321364e+000 2.479508e+001 facet normal 8.835940e-01 -3.246278e-03 4.682425e-01 vertex -1.083765e+02 9.725134e+01 5.154800e+00 facet normal -0.36774 -0.111504 0.92322 vertex -8.82707 1.75581 3.82299 facet normal 0.758286 -0.595624 0.265017 facet normal 0.000243903 -0.112492 0.993653 vertex -0.274684 7.24342 6.9026 facet normal 0.758301 0.622313 0.19418 vertex -8.58625 5.28808 2.58057 facet normal 0 0.990927 0.134403 facet normal 0.0820554 0.0808315 0.993344 vertex -4.12931 -5.39153 7.87036 facet normal -9.838707e-002 1.596288e-004 9.951482e-001 facet normal 0.292521 -0.954699 0.0546087 facet normal -7.266486e-01 -6.870092e-01 -3.303818e-04 vertex -9.229821e+01 9.381542e+01 1.055000e+01 facet normal 0.528237 -0.643675 0.553758 facet normal 0 0.833884 0.55194 Latest commits for branch hard_sync Merge pull request 'Finish schematic, add PDF' (#2) from schematic into main afea9d5a2c Final revision; added custom DRC as project file tstamp 6b7d6cc6-a11c-4566-a5f2-ddde4d827642) Final revision; added custom DRC as project file new_footprints Added hard sync to schematic, laid out PCB with exploratory 8hp layout Add schematic, start on PCB Checkpoint after converting most things to SMD Checkpoint after tweaking footprints some more, starting over at 14hp PCB initial layout, no traces "silk_line_width": 0.15, PCB initial layout, no traces Initial kicad, images, gitignore for kicad backups *-backups More repo cleanup, adopt github .gitignore file ad96459571a569a983e452184e49702fe8779c4e created pull request 'pcb_finalization' (#1) from pcb_finalization into main ... Finish schematic, add PDF' (#2) from schematic by Eeschema 5.1.9-73d0e3b20d~88~ubuntu20.04.1 Generated from schematic into main ... Footprint "SOCKET_3_PIN_HEADER_NORMAL" (version 20211014.

New Pull Request