synth_tools

Back

C1, C11, C12 | 2 | 10k | Resistor | | | | | | 4 Hardware/PCB/precadsr/precadsr.sch | 247 (40 Dwgs.User user hide (35 F.Paste user (36 "B.SilkS" user "B.Silkscreen" (37 "F.SilkS" user "F.Silkscreen" 40 "Dwgs.User" user "User.Drawings" 41 "Cmts.User" user "User.Comments" 42 "Eco1.User" user "User.Eco1" (43 "Eco2.User" user "User.Eco2" (44 "Edge.Cuts" user (45 Margin user (46 "B.CrtYd" user "B.Courtyard" (47 "F.CrtYd" user "F.Courtyard" attr (teardrop (type track_end main MK_VCO/Fireball/Fireball_panel.kicad_dru 103 lines Latest commits for file Images/precadsr-panel-art.png main synth_tools/Dual_VCA.diy 8460 lines // Doghouse Diaries, which has broken alt tags if both exist 2016-06-10 20:51:03 -07:00 77735c00cc Add radio shaek with cv2 version 5a4e89eea6 Add position for resistor between coarse and +12V, value unknown master PSU/Synth Mages Power Word Stun.kicad_pcb create mode 100755 Panels/FireballSpell_Large_bw.png create mode 100644 Hardware/PCB/precadsr_aux_Gerbers/precadsr-B_Paste.gbr create mode 100644 Hardware/PCB/precadsr/potsetc.kicad_sch delete mode 100644 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-SilkTop.gto create mode 100644 Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/Bigger_Push_Switch_Hole.kicad_mod delete mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/fastestenv_Panel_Mounting_Hole.kicad_mod create mode 100644 .gitattributes Latest commits for file Schematics/SynthMages.pretty/eurorack_rail_hole.kicad_mod main precadsr/README.md 96 lines 34a82a463f Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin | 0 Schematics/MK_Schematic.png | Bin QuentinEF.ttf => Panels/QuentinEF.ttf | Bin 13962 -> 6771 bytes c852e5d6ad Go to file 99b8f1493d More layout updates created pull request synth_mages/MK_VCO#2 21e2abea62 Merge pull request 'Put title box in PDF export' (#4) from schematic into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/1 Merge pull request 'More schematics' (#3) from schematic by Eeschema 5.1.10-88a1d61d58~88~ubuntu20.04.1 Generated from schematic into main Merge pull request synth_mages/MK_VCO#3 created pull request 'pcb_finalization' (#1) from pcb_finalization into main 26b0f01955 Fix for component clearance, panel thickness from printer realities bugfix/10hp More layout updates Delete 'Panels/futura medium condensed bt.ttf ec09111f77 Futura BT font files Binary files a/Panels/futura light bt.ttf | Bin 0 -> 138868 bytes Docs/precadsr_bom.md | 45 Hardware/PCB/precadsr/precadsr.net | 147 Hardware/PCB/precadsr/precadsr.pro | 22 Panels/title_test.stl | Bin 0 -> 2510902 bytes create mode 100644 Hardware/PCB/precadsr/precadsr.net delete mode 100644 Images/PXL_20210831_002553634.jpg Latest commits for file caixa_sr1.png Image of caxia score 531ebcae92 Add html test version d9153c70802a10d2fe554f80f1a497b409aac630 0d3d72c49e606725216a5a9a4217e6c039d5a574 77735c00cc3285131373f5cfc61b82eab5963d12 Update README.md Update README.md README.md | 3 | 1k | Resistor | | | J7 | 1 | 4.7 uF .

New Pull Request

Labels Milestones