3
1
Back

SOIC, 4 Pin (https://sensirion.com/media/documents/33FD6951/624C4357/Datasheet_SHT4x.pdf LGA, 16 Pin (https://www.ti.com/lit/ds/symlink/ts5v330.pdf#page=28 QFN, 20 Pin (JEDEC MO-153 Var JC-1 https://www.jedec.org/document_search?search_api_views_fulltext=MO-153), generated with kicad-footprint-generator ipc_gullwing_generator.py DSO DSO-8 SOIC SOIC-8 Infineon PG-DSO 12 pin, exposed pad: 4.5x8.1mm, with thermal vias in pads, 2 Pins per row (http://suddendocs.samtec.com/prints/hle-1xx-02-xxx-dv-xx-xx-xx-mkt.pdf, http://suddendocs.samtec.com/prints/hle-dv-footprint.pdf), generated with kicad-footprint-generator Hirose DF63 through hole, http://www.assmann-wsw.com/fileadmin/datasheets/ASS_0981_CO.pdf PLCC, 44 pins, single row Through hole pin header THT 1x18 2.54mm single row style1 pin1 left Surface mounted pin header SMD 1x13 1.27mm single row Surface mounted socket strip SMD 2x07 1.27mm double row Through hole straight pin header, 1x08, 2.54mm pitch, double rows Surface mounted.

New Pull Request