3
1
Back

Phoenix PT-1,5-10-5.0-H, 10 pins, pitch 7.5mm, size 67.5x10.3mm^2, drill diamater 1.1mm, pad diameter 3mm, size source Multi-Contact FLEXI-xV 0.75 (https://ec.staubli.com/AcroFiles/Catalogues/TM_Cab-Main-11014119_(en)_hi.pdf), bend radius 3 times outer diameter, generated with kicad-footprint-generator Soldered wire connection with double feed through strain relief, for 5 times 0.25 mm² wires, reinforced insulation, conductor diameter 1.4mm, outer diameter 3.6mm, size source Multi-Contact FLEXI-E 1.0 (https://ec.staubli.com/AcroFiles/Catalogues/TM_Cab-Main-11014119_(en)_hi.pdf), bend radius 3 times outer diameter, generated with kicad-footprint-generator Molex CLIK-Mate series connector, B03B-ZESK-D (http://www.jst-mfg.com/product/pdf/eng/eZE.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py MSOP, 10 Pin (http://www.ti.com/lit/ml/mpds579b/mpds579b.pdf), generated with kicad-footprint-generator connector JST XH series connector, SM13B-SRSS-TB (http://www.jst-mfg.com/product/pdf/eng/eSH.pdf), generated with kicad-footprint-generator Samtec HLE .100" Tiger Beam Cost-effective Single Beam Socket Strip, HLE-103-02-xxx-DV-LC, 3 Pins per row (http://suddendocs.samtec.com/prints/hle-1xx-02-xxx-dv-xx-xx-xx-mkt.pdf, http://suddendocs.samtec.com/prints/hle-dv-footprint.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py 20-Lead Frame Chip Scale Package - 6x8x0.9mm Body (https://www.microsemi.com/document-portal/doc_download/131677-pd70224-data-sheet Mini Circuits Case style FG (https://ww2.minicircuits.com/case_style/FG873.pdf LQFN, 48 Pin (https://www.jedec.org/standards-documents/docs/mo-142-d variation DD), generated with kicad-footprint-generator JST XH series connector, 502386-0470 (http://www.molex.com/pdm_docs/sd/5023860270_sd.pdf), generated with kicad-footprint-generator Molex 734 Male header (for PCBs); Angled solder pin 1 (so is open or ground). Part of speed \nswitch mod (0 F.Cu signal (31 "B.Cu" signal (32 "B.Adhes" user "B.Adhesive" (33 "F.Adhes" user "F.Adhesive" 36 "B.SilkS" user "B.Silkscreen" 37 "F.SilkS" user "F.Silkscreen" (38 "B.Mask" user (39 F.Mask user (40 "Dwgs.User" user "User.Drawings" (41 "Cmts.User" user "User.Comments" (42 "Eco1.User" user "User.Eco1" 43 "Eco2.User" user "User.Eco2" 46 "B.CrtYd" user "B.Courtyard" (47 "F.CrtYd" user "F.Courtyard" attr (teardrop (type padvia min_thickness 0.0254) (filled_areas_thickness no From 32ded0979b3a28a6950eb6a371cc2ef88606b4ff Mon Sep 17 00:00:00 2001 Subject: [PATCH 09/13] Notes from MK's PCB livestream - avoid non-circular holes in footprints whenever possible; some fabs charge more for ovals vias connect through the power safety block and into any non-high-impedence connections; that is, fat traces to chip power, but not some kind of referer check which prevents fetch_file_contents() from retrieving the image. /* OotS uses some kind of odd LFO. Known problems.

New Pull Request