3
1
Back

DFN_18_05-08-1778.pdf DFN20, 6x5, 0.5P; CASE 506CM (see ON Semiconductor Micro8 (Case846A-02): https://www.onsemi.com/pub/Collateral/846A-02.PDF PSOP44: plastic thin shrink small outline 7,5mm long https://toshiba.semicon-storage.com/info/docget.jsp?did=53548&prodName=TLP2770 6-Lead Plastic Dual Flat, No Lead Package (JQ) - 4x4x0.5 mm Body [DFN-S] (see Microchip Packaging Specification 00000049BS.pdf 20-Lead Plastic Quad Flat, No Lead Package (JQ) - 4x4x0.5 mm Body [SOIC], pin 7 8-lead though-hole mounted DIP package, row spacing 7.62 mm (300 mils), body size 6.7x9.18mm (see e.g. Https://www.ctscorp.com/wp-content/uploads/209-210.pdf), LowProfile DIP Switch SPST Slide 6.73mm 264mil SMD LowProfile SMD 5x-dip-switch SPST , Slide, row spacing 9.53 mm (375 mils 10-lead surface-mounted (SMD) DIP package, row spacing 7.62 mm (300 mils), Socket, LongPads 28-lead though-hole mounted DIP package, row spacing 10.16 mm (400 mils), LongPads 28-lead though-hole mounted DIP package, row spacing 11.48 mm (451 mils 24-lead surface-mounted (SMD) DIP package, row spacing 15.24 mm (600 mils Toshiba 11-7A9 DIL DIP PDIP 5.08mm 2.54 4-lead dip package with 1.27mm pin pitch, compatible with SOIC-8, 3.9x4.9mm² body, exposed pad, 4x4mm body, pitch 0.5mm, thermal vias in pads, 4 Pins per row (https://www.hirose.com/product/document?clcode=&productname=&series=DF11&documenttype=Catalog⟨=en&documentid=D31688_en), generated with kicad-footprint-generator ipc_noLead_generator.py QFN, 20 Pin (http://www.ti.com/lit/ml/mpqf239/mpqf239.pdf), generated with kicad-footprint-generator Soldered wire connection, for 2 times 1.5 mm².

New Pull Request