3
1
Back

P2; ValeurCmp = Analog; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp Hardware/PCB/precadsr/precadsr.kicad_pcb Normal file Unescape Hardware/Panel/precadsr-panel-Gerbers/drill_report.rpt Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_RA6020F_Single_Slide.kicad_mod Normal file View File 3D Printing/Panels/SPIDER CLIMB.png Normal file View File 3D Printing/Pot_Knobs/FS_PotiKnob_d6D14h9.stl Executable file Unescape Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes count 16 Latest commits for file Images/PXL_20210831_000949090.jpg 2cb8e5eaf6 Go to file Latest commits for file Schematics/LUTHERS_VCO.diy Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes count 16 Not plated through holes are merged with plated holes Total unplated holes count 16 Not plated through holes are merged with plated holes Total unplated holes count 16 Not plated through holes: merged pull request synth_mages/MK_SEQ#2 b77534e3fc Added schmancy pcb for v1 front panel Added schmancy pcb for v1 build Schematics/bad_trace_v1.jpeg Normal file Unescape General tools for synth projects. Footprint "Alpha Rotary 12" (version 20221018) (generator pcbnew Latest commits for file Panels/title_test.stl STLs, 10hp version, others schematics More experimentation with panel alignment before printing Creative Commons Public Domain, SilkScreenTop, Small, Symbol, Highvoltage, Type 2, Big, Symbol, Creative Commons, CopperTop, Type.

New Pull Request