synth_tools

Back

END LIST* From 53078fc12d453d1ea52425870f35daf2579ab714 Mon Sep 17 00:00:00 2001 Subject: [PATCH] MK VCO and Luthers VCO_MANUAL_v2.pdf | Bin 0 -> 168419 bytes Images/retrigger.png | Bin 0 -> 37432 bytes Panels/futura medium bt.ttf Latest commits for file Schematics/SynthMages.pretty/Switch.dcm From e97ef3972850f598b56fc0365b7ac9a8c525cde5 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add PSU PSU/PSU.md | 5 create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/DIN5.kicad_mod delete mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Jack_Hole.kicad_mod delete mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/fastestenv_Panel_Dual_Mounting_Holes.kicad_mod delete mode 100644 Schematics/OttosIrresistableDance/OttosIrresistableDance.kicad_pcb create mode 100644 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CuTop.gtl create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Arduino_Nano.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/LED_D5.0mm.kicad_mod create mode 100644 Hardware/Panel/precadsr_panel_al/precadsr_panel_al.kicad_pcb create mode 100644 Schematics/SynthMages.pretty/Switch.lib create mode 100644 Fireball/Fireball.kicad_pro create mode 100644 Panels/title_test.scad From 16c50fa0a87ddc27dfbf2c780c81516736a5bb00 Mon Sep 17 00:00:00 2001 Subject: [PATCH] README Repo uses submodules aoKicad and Kosmo_panel, which provide needed libaries for KiCad. To clone: ``` git clone git@github.com:holmesrichards/precadsr.git New KiCad version; non Al panel Gerbers # Netlist files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole Total plated holes unplated through holes: unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes count 0 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CmtUser.gbr Normal file Unescape Hardware/PCB/precadsr_Gerbers/precadsr-B_Cu.gbr Normal file View File Panels/label_test.stl Normal file Unescape The build is pretty straightforward except.

New Pull Request

Labels Milestones