3
1
Back

Screen" "Name": "Top Solder Mask" "Name": "Bottom Silk Screen" "Name": "Top Solder Paste" "Name": "Top Silk Screen" "Name": "Top Solder Paste" "Name": "Top Silk Screen" "Name": "Top Solder Mask" "Name": "Bottom Solder Paste" "Name": "Top Silk Screen" Hardware/Panel/precadsr-panel/precadsr-panel-cache.lib Normal file View File 3D Printing/Jigs/eurorack_jig_v2.stl Executable file Unescape # precadsr.sch BOM Various tweaks From cd915e24c94d463c67b0b011c09a1ed6f99bb0bf Mon Sep 17 00:00:00 2001 Subject: [PATCH] Build images Images/PXL_20210831_000922493.jpg | Bin 10724 -> 0 bytes From eb8580ef62e5093762f6f99c41c22539aaadf737 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Finish PCBs Checkpoint after fixes but before shrinking boards 007cc05932dfa23f85127799f5505afc7b25772e Stuff all teh scad files in aac0a4a5b4 Notes from MK's PCB livestream Footprints: - avoid non-circular holes in footprints whenever possible; some fabs charge more for ovals PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf * [How to use](Docs/use.md 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 Experimenting.

New Pull Request