synth_tools

Back

4fd9d8b7bf20541267f941aa2eacb4afbb30ba6a Mon Sep 17 00:00:00 2001 .../UNSEEN SERVANT.png | Bin 0 -> 71984 bytes 3D Printing/Panels/SPIDER CLIMB.png | Bin 0 -> 509084 bytes // PCB holder main MK_VCO/Panels/Font files/Futura XBlk BT.ttf differ From 52b504dd7cabbf7261c98563d42b1772d3bf6825 Mon Sep 17 00:00:00 2001 Subject: [PATCH] More traces and vias, and net links Schematics/Unseen Servant/fp-info-cache Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/DIP-8_W7.62mm_Socket_LongPads.kicad_mod Normal file Unescape Hardware/PCB/precadsr/Kosmo_panel.pretty/fastestenv_Trimmer_Pot_Hole.kicad_mod Normal file Unescape "Name": "Top Silk Screen" "Name": "Top Solder Paste" "Name": "Top Silk Screen" "Name": "Top Solder Mask" "Name": "Bottom Solder Paste" "Name": "Top Silk Screen" Hardware/Panel/precadsr-panel/precadsr-panel-cache.lib Normal file Unescape Schematics/Unseen Servant/Unseen Servant.kicad_prl Normal file View File Schematics/Luthers_VCO_schematic.pdf Normal file View File 3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/PRISMATIC SPHERE.png' Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/PRISMATIC SPHERE.png From 943ef1409b7317dabcc4b76bf70a2fada90d2c4f Mon Sep 17 00:00:00 2001 Subject: [PATCH] light tweaks light tweaks From c6e6a61475df01d4832847208a59070c5a40c498 Mon Sep 17 00:00:00 2001 Subject: [PATCH] MK VCO and Luthers MK VCO and Luthers Update README.md 8fe829edc2a52299443ce1d2193e2aa04d060c17 From b22080a808f5ee5eddd0b607f432f7fa2c4fb139 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Fix rail clearance issues, make all power traces large "rules": { PCB initial layout, no traces "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, "silk_text_thickness": 0.15, "silk_text_upright": false, "zones": { "min_clearance": 0.5 } }, updates to rev 2 beta by adding +5V, and both trigger/gate and CV routing f12031bb4117bdc0bfa93734f5e1f978a14297b0 edits README.md file again 8976a63dc0 edits README.md file Latest commits for file Schematics/SynthMages.pretty/C_Rect_L22.0mm_W6.1mm_P20mm_MKT_BIG_RED_CAP.kicad_mod (grid_origin -1.27 106.172 (grid_origin 121.92 119.38 "Notes": "Layer F.Mask" "Notes": "Layer B.Mask" "Notes": "Layer F.SilkS" "Notes": "Layer B.Mask" "Notes": "Layer B.Paste" "Notes": "Layer B.SilkS" ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 Not plated through holes are merged with plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) Total plated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes: unplated through holes.

New Pull Request

Labels Milestones