Labels Milestones
BackWires renamed repository from precadsrprecadsr to synth_mages/MK_VCO Forget (and ignore) fp-info-cache file as it is machine-specific data 4579d541a8 Adding SynthMages footprint library Notes from MK's PCB livestream # Format documentation: https://kicad.org/help/file-formats/ # Netlist files (exported from Eeschema) *.net # Autorouter files (exported from Pcbnew # Exported BOM files *.xml *.csv # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= 9060b76361734f9abf9a1c676dd9110e9ced917b initial kicad project 2d3c489f2acf0f8bdc9cf0fe8c2346d4d07472be More SR1 notation main master PSU/Synth Mages Power Word Stun Panel.kicad_pro Normal file View File Hardware/Panel/precadsr_panel_al_Gerbers/precadsr_panel_al-NPTH.drl Normal file Unescape // margins from edges h_margin = hole_dist_side + thickness; v_margin = hole_dist_top*2 + thickness; right_rib_x = width_mm - col_right - thickness; left_panel_width = 12*3 + tolerance*2; // rib + half a jack col_right = width_mm - hole_dist_side - thickness; // draw a "vertical" wall to mount the circuit board to, dead center // pcb_holder(h=10, l=top_row-rail_clearance*2-15-thickness, th=1.15, wall_thickness=1); // Create a hole with radius: .
- Land-pattern PL-052, including GND-vias (https://www.minicircuits.com/pcb/98-pl247.pdf Footprint for Mini-Circuits.
- Width 6.1 mm; lead pitch 0.635; (see.
- Type205_RT04504UBLC, 45Degree (cable under 45degree), 1.