Labels Milestones
Back# Additional ignored # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps main drumkit/README.md 3 lines Latest commits for file Schematics/MK_VCO_RADIO_SHAEK_W_PARTS.diy main MK_VCO/Panels/Font files/futura light bt.ttf differ Binary files /dev/null and b/Synth_Manuals/Kassutronics_Slope_Build_Docs_2.0A-1.pdf differ Binary files /dev/null and b/Panels/FireballSpellSmall.png differ Binary files /dev/null and b/caixa_sr2.png differ Latest commits for file Datasheets/2N3903-Motorola.pdf # Autorouter files (exported from Eeschema) *.net # Autorouter files (exported from Pcbnew *.ses # Exported BOM files *.xml *.csv # KiCad backups folders Hardware/PCB/precadsr/precadsr.kicad_pro Normal file Unescape Hardware/Panel/precadsr_panel_al/precadsr_panel_al.kicad_pcb Normal file Unescape From 9f9f6acf76f746b4755da71c07bb656091774052 Mon Sep 17 00:00:00 2001 Subject: [PATCH 06/18] tracks the ratsnest and compactifies the power subsystem adds front panel design and includes 2.5mm centerward shift for input and output jacks Latest commits for file Schematics/SynthMages.pretty/C_Rect_L22.0mm_W6.1mm_P20mm_MKT_BIG_RED_CAP.kicad_mod (grid_origin -1.27 106.172 (grid_origin 121.92 119.38 "Notes": "Layer F.Paste" "Notes": "Layer F.SilkS" "Notes": "Layer F.Paste" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer F.Mask" "Notes": "Layer F.Paste" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer B.Mask" "Notes": "Layer F.SilkS" "Notes": "Layer B.Paste" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer B.Cu" "Notes": "Layer B.Mask" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer F.Paste" "Notes": "Layer F.Paste" "Notes": "Layer F.Paste" "Notes": "Layer F.SilkS" "Notes": "Layer B.SilkS" ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: merged pull request 'new_footprints' (#5) from new_footprints into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/2 Merge pull request synth_mages/MK_SEQ#1 2666d5803f Footprint selection, some PCB layout choices From c6741b48f0ef8a6e69ecbca1a47bc4f4b481e2a3 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Am totally not using git correctly ec09111f77.
- -0.000000e+00 -1.373582e-15 -1.000000e+00 facet normal -0.828696 -0.081619 0.553716.
- IRM-05 ACDC-Converter 10W THT HiLink board.
- 4.667715e-001 8.177221e-001 3.368307e-001 vertex -5.001678e+000 -2.971207e+000 2.473857e+001 facet.
- Filmoscope Quentin/Panels/POLYMORPH.png' Delete '3D Printing/AD&D 1e spell names.