synth_tools

Back

SERVANT.png | Bin 0 -> 406884 bytes ...uther_triangle_vco_quentin_v3_only_art.stl | Bin 0 -> 140153 bytes create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PinHeader_1x08_P2.54mm_Vertical.kicad_mod delete mode 100644 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CuTop.gtl create mode 100644 Schematics/SynthMages.pretty/P160_pot_hole_nonpcb.kicad_mod create mode 100644 Schematics/Unseen Servant/fp-info-cache | 85626 main synth_tools/Schematics/SynthMages.pretty/Potentiometer_Alpha_RD901F-40-00D_Single_Vertical_CircularHoles_Shaft_Centered.kicad_mod 48 lines main VCA/Schematics/Dual_VCA.diy 8460 lines From 6f9500076fac5f379db1f0c8505a728d639b2a3a Mon Sep 17 00:00:00 2001 Subject: [PATCH] More random files 7e24b3de83 Notes from MK's PCB livestream Notes from MK's PCB livestream # Format documentation: http://kicad-pcb.org/help/file-formats/ # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 ============================================================= Total unplated holes count 16 Latest commits for file Panels/luther_triangle_vco_quentin_v3_only_art.stl The selected branch/tag are equal. From c58f541d7e93b3fa0676ab29736db865cc42ef96 Mon Sep 17 00:00:00 2001 .../Panels/MAGIC MOUTH.png | Bin 0 -> 38860 bytes Panels/Font files/futura light bt.ttf | Bin 0 -> 579684 bytes .../Pot_Knobs/pot_knob_two_parts_base.stl | Bin 69774 -> 0 bytes Notes: Before producing, confirm footprint dimensions for capacitors, diodes (inc. LEDs), and barrel power jack Consider incorporating additional LED indicators for active use of gate and CV routing adds.

New Pull Request

Labels Milestones