synth_tools

Back

V1.1 Finish PCBs Checkpoint after converting most things to SMD 55ee65a5e94ad245f04db09ef472959294e7cca0 Still trying to add picture 53c90c58d81dff355f8b17948a9b73c895233eb2 Add notes about UX component wiring 9f9f6acf76f746b4755da71c07bb656091774052 SMT updates SMT updates 13c8bcac477b612d33e1b1cfe89a6f9adc0a8935 Adding SynthMages footprint library Notes from debugging Latest commits for file Panels/FIREBALL VCO.png | Bin 0 -> 110393 bytes Images/PXL_20210831_000949090.jpg | Bin 0 -> 56316 bytes Binary files a/3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/FIREBALL VCO.png create mode 100644 Schematics/SynthMages.pretty/Perfboard_3x12.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/DIP-16_W7.62mm_Socket_LongPads.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PinSocket_1x10_P2.54mm_Vertical.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_16mm_Single_Vertical.kicad_mod create mode 100644 Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/precadsr-panel-holes.kicad_mod create mode 100644 Schematics/SynthMages.pretty/PinSocket_1x02_P2.54mm_Vertical.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/CP_Radial_D6.3mm_P2.50mm.kicad_mod delete mode 100644 Hardware/Panel/precadsr_panel_al_Gerbers/precadsr_panel_al-F_Cu.gbr create mode 100644 Docs/use.md create mode 100644 Hardware/PCB/precadsr/precadsr.sch (text "In normal position, loop is disconnected from trigger,\nnormalization is removed from gate jack, and\nsustain pot level is used. In loop position, loop\nis connected to EP (http://www.aosmd.com/res/packaging_information/DFN5x6_8L_EP1_P.pdf 56-Lead Plastic Quad Flat, No Lead Package (8MA2) - 2x3x0.6 mm Body [DFN] (see Microchip Packaging Specification 00000049BS.pdf TQFP, 144 Pin (https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/packaging/04r00482-02.pdf.

New Pull Request

Labels Milestones