synth_tools

Back

"last_paths": { "gencad": "", "idf": "", "netlist": "", "specctra_dsn": "", "step": "", "vrml": "" }, "page_layout_descr_file": "" }, "page_layout_descr_file": "" }, "schematic": { "annotate_start_num": 0, "drawing": { More tweaks after pro review "extra_units": "error", "global_label_dangling": "warning", "hier_label_mismatch": "error", "label_dangling": "error", "lib_symbol_issues": "warning", More tweaks after pro review "multiple_net_names": "warning", "net_not_bus_member": "warning", "no_connect_connected": "warning", "no_connect_dangling": "warning", "pin_not_connected": "error", "pin_not_driven": "error", "pin_to_pin": "warning", "power_pin_not_driven": "error", "similar_labels": "warning", More tweaks after pro review } ], "meta": { "version": 3 }, "net_colors": null, "netclass_assignments": null, updates to rev 2 's notes on repique/caixa, two or three for surdos row_2 = row_1 + v_margin + 12; row_2 = working_increment*1 + row_1; row_3 = row_2 + vertical_space/7; row_4 = working_increment*3 + row_1; row_3 = row_2 + vertical_space/7; cv_in_1a = [left_col, row_7, 0]; cv_in_1b = [right_col, row_7, 0]; cv_in_1b = [right_col, row_2, 0]; } // additives - labels, etc // one more to mount the circuit board to, dead center // pcb_holder(h=10, l=top_row-rail_clearance*2-15-thickness, th=1.15, wall_thickness=1); // lower h-rib reinforcer ## Photos [to be added] ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: front, back How to use 7.5mm holes, not 6mm - alpha.

New Pull Request

Labels Milestones