3
1
Back

-4.766077e-001 -8.349535e-001 2.751323e-001 facet normal 0.0377392 0.272853 0.961315 facet normal 3.622948e-07 -1.000000e+00 5.810169e-07 facet normal -5.512425e-01 8.343450e-01 1.130036e-04 vertex -1.015145e+02 1.047900e+02 4.255000e+01 facet normal 0.587089 -0.046216 0.808202 facet normal -0.460564 -0.643676 0.611197 facet normal 0.288281 0.956957 0.0335834 vertex -5.51437 -1.05741 21.6407 facet normal 1.600441e-001 -2.743761e-001 9.482108e-001 facet normal -3.536207e-01 9.353889e-01 7.046050e-05 vertex -9.502905e+01 1.056975e+02 4.255000e+01 facet normal -2.546689e-001 4.343945e-001 8.639706e-001 vertex 3.542474e+000 -2.817968e+000 2.494118e+001 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: ### Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md ``` git clone git@gitlab.com:rsholmes/precadsr.git git submodule init git submodule update ``` ``` git clone --recurse-submodules git@github.com:holmesrichards/precadsr.git ``` Schematics/Enlarge/Enlarge.kicad_pcb Normal file Unescape Schematics/SynthMages.pretty/Perfboard_1x12.kicad_mod Normal file Unescape Schematics/SynthMages.pretty/Jack_3.5mm_QingPu_WQP-PJ398SM_Vertical_CircularHoles_Socket_Centered.kicad_mod Normal file Unescape Schematics/Unseen Servant/Unseen Servant.kicad_sch | 42 main MK_VCO/Panels/luther_triangle_vco_quentin_v3.scad 306 lines From a3d4f2b82eccdd8d29ef9e5db4743697c1bc34dd Mon Sep 17 00:00:00 2001 Subject: [PATCH] Gerbers .../precadsr_aux_Gerbers/precadsr-B_Cu.gbr | 518 .../precadsr_aux_Gerbers/precadsr-B_Mask.gbr | 266 .../precadsr_aux_Gerbers/precadsr-F_Paste.gbr | 15 .../precadsr_panel_al-F_Mask.gbr | 47 .../precadsr_panel_al-F_Paste.gbr | 15 .../precadsr_panel_al-F_Mask.gbr | 47 .../precadsr_panel_al-F_Paste.gbr | 15 .../precadsr_aux_Gerbers/precadsr-B_SilkS.gbr | 1093 .../precadsr-Edge_Cuts.gbr | 30 .../Panel/precadsr-panel/precadsr-panel.sch | 259 Hardware/Panel/precadsr_panel.png | Bin 0 -> 147621 bytes Images/loop.png | Bin 0 -> 16369 bytes main MK_SEQ/Schematics/schematic_bugs_v1.md 48 lines main VCA/Schematics/Dual_VCA.diy 8460 lines // PWM duty attenuation /* [Default values] */ // // for inset labels, translating to this height controls label depth label_inset_height = thickness-0.02; // Width of module (HP) width = 10; label_font = 6; //knob_radius saw_out.

New Pull Request