3
1
Back

Scad for v3.2 3afa35e4b1 PCB initial layout, no traces "solder_mask_clearance": 0.0, PCB initial layout, no traces "silk_line_width": 0.15, "silk_text_italic": false, "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, PCB initial layout, no traces }, Add ground fills, fix some clearance issues, make all power traces large Add ground fills, fix some clearance issues.

New Pull Request