3
1
Back

AR Path="/60C38349" Ref="R?" Part="1" AR Path="/607ED812/60B160FF" Ref="J7" Part="1" AR Path="/609384DB" Ref="#FLG?" Part="1" AR Path="/60A9C0A9" Ref="R?" Part="1" AR Path="/607ED812/60C3833D" Ref="R21" Part="1" AR Path="/607ED812/60C38343" Ref="R12" Part="1" AR Path="/607ED812/60A9C081" Ref="R26" Part="1" AR Path="/607ED812/60A9C0A9" Ref="R11" Part="1" AR Path="/607ED812/60800A40" Ref="R113" Part="1" AR Path="/607ED812/60A9C0A9" Ref="R11" Part="1" AR Path="/607ED812/609384DB" Ref="#FLG0102" Part="1" AR Path="/60C38343" Ref="R?" Part="1" AR Path="/60A9C096" Ref="R?" Part="1" AR Path="/60A9C0A9" Ref="R?" Part="1" AR Path="/607ED812/60800A40" Ref="R27" Part="1" AR Path="/607ED812/607F01E7" Ref="R109" Part="1" AR Path="/607ED812/60800A40" Ref="R113" Part="1" AR Path="/607ED812/60A9C096" Ref="R24" Part="1" AR Path="/607ED812/60A9C0A9" Ref="R28" Part="1" AR Path="/607ED812/60B160FF" Ref="J7" Part="1" AR Path="/60A9C096" Ref="R?" Part="1" AR Path="/607ED812/60B16110" Ref="J8" Part="1" AR Path="/607ED812/607F01E7" Ref="R109" Part="1" AR Path="/607ED812/60B16110" Ref="J11" Part="1" AR Path="/60C38349" Ref="R?" Part="1" AR Path="/60C3833D" Ref="R?" Part="1" AR Path="/607ED812/60802B98" Ref="R111" Part="1" AR Path="/607ED812/60C3833D" Ref="R21" Part="1" AR Path="/60800A40" Ref="R?" Part="1" AR Path="/60B160FF" Ref="J?" Part="1" AR Path="/60A9C0A9" Ref="R?" Part="1" AR Path="/607ED812/60B16110" Ref="J11" Part="1" AR Path="/607ED812/609384DB" Ref="#FLG03" Part="1" AR Path="/60A9C088" Ref="R?" Part="1" AR Path="/6091D1B4" Ref="S?" Part="1" AR Path="/60800A40" Ref="R?" Part="1" AR Path="/607ED812/60C38349" Ref="R10" Part="1" AR Path="/607ED812/60C38343" Ref="R22" Part="1" From 3d279dd88cba890e1ff05b6fd01cb5480b1f325e Mon Sep 17 00:00:00 2001 Subject: [PATCH] checkpoint after roughing out middle PCB Binary files /dev/null and b/Datasheets/tl074-pinout.jpeg differ Binary files /dev/null and b/3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/POLYMORPH.png differ Binary files /dev/null and b/3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/SPIDER CLIMB.png and /dev/null differ 4049c4aafe Delete '3D Printing/Panels/BLADE BARRIER.png' AD&D 1e type faces 676d1403e6 Upload files to '3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/POLYMORPH.png' Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/SPIDER CLIMB.png' 48c8a4e4f4fcbe006366a8816f63cc69d2b79d5a Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/POLYMORPH.png' From 2b41ee3efa5988bba2d399ab56feb4b34b14c839 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Finished PCB, passes all passable DRCs created pull request 'new_footprints' (#5) from new_footprints into main ... Add notes about UX component wiring initial notes for v1 front panel and pcb into different files Fireball/Fireball.kicad_pcb | 8194 Fireball/Fireball_panel.kicad_pro | 504 Fireball/fp-info-cache | 23 .../SolderWirePad_1x01_Drill0.8mm.kicad_mod | 19 .../ao_tht.pretty/TO-92_Inline_Wide.kicad_mod | 36 Schematics/Fireball.kicad_sch | 4790 Schematics/Fireball_VCO.pdf | Bin 11675 -> 0 bytes Notes: Before producing, confirm footprint dimensions for capacitors, diodes (inc. LEDs), and barrel power.

New Pull Request