Labels Milestones
Back1k | Resistor | | R16, R18, R26 | 3 | 10uF | Electrolytic capacitor | | | | | | | S3 | 1 Fireball/Fireball.kicad_pcb | 7889 Fireball/Fireball.kicad_sch | 120 Fireball/fp-info-cache | 51 ...D_DO-41_SOD81_P7.62mm_Horizontal.kicad_mod | 51 create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/TerminalBlock_dinkle_pluggable_2_P5.00mm.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_RA6020F_Single_Slide.kicad_mod create mode 100644 Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/precadsr-panel-holes.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PinHeader_1x04_P2.54mm_Vertical.kicad_mod create mode 100644 Panels/luther_triangle_vco_quentin_v3_blank.stl.stl create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/TerminalBlock_Degson_DG301_1x03_P5.00mm_Vertical.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_RD901F-40-00D_Single_Vertical_CircularHoles_centered.kicad_mod delete mode 100644 Docs/precadsr_bom.md create mode 100644 3D Printing/AD&D 1e spell names in Filmoscope Quentin/HOLD PORTAL.png Normal file Unescape Hardware/Panel/precadsr-panel/precadsr-panel.pro Normal file Unescape Hardware/Panel/precadsr_panel_al_Gerbers/precadsr_panel_al-F_Cu.gbr Normal file View File Images/IMG_6770.JPG Normal file Unescape Schematics/SynthMages.pretty/Perfboard_3x12.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_16mm_Single_Vertical.kicad_mod Normal file Unescape * Bourns PTL series, such as: https://www.mouser.com/ProductDetail/Bourns/PTL30-15O0-105A2?qs=fV9UsjselOEqdQiKFAm%2Fog%3D%3D (A1M, orange LED, 30mm travel, 15mm shaft https://www.mouser.com/ProductDetail/Bourns/PTL30-15R0-103B1?qs=X8nz4ozed5glbMOCRmYKzw%3D%3D (B10K, red LED, 30mm travel, 15mm shaft # Original README: Kassutronics Precision ADSR build notes Change C13 to 10 nF | Unpolarized capacitor | | D3, D4, D5, D8, D9, D10 | 8 "use_height_for_length_calcs": true From 01bb4964a63ffeda0774c500204d2687e8f4164c Mon Sep 17 00:00:00 2001 Subject: [PATCH 07/13] Update Schematics/schematic_bugs_v1.md Clock POT is the two keybeds in storage; decipher key matrix, work out either MC or dumb resistor array to output correct volts for each Contribution.
New Pull Request