Labels Milestones
Back139972 bytes Docs/precadsr_bom.md | 72 Hardware/PCB/precadsr/potsetc.sch | 4 | 100 nF | Unpolarized capacitor | | R4, R12, R13 | 3 | 22k | Resistor | | | C7, C11 | 2 .../Unseen Servant/Unseen Servant.kicad_sch create mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Panel_Dual_Slotted_Mounting_Hole.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_symbols.lib delete mode 100644 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CuBottom.gbl create mode 100644 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CuBottom.gbl create mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Panel_Dual_Mounting_Holes.kicad_mod delete mode 100644 Panels/title_test.scad From 16c50fa0a87ddc27dfbf2c780c81516736a5bb00 Mon Sep 17 00:00:00 2001 Subject: [PATCH] More repo cleanup, adopt github .gitignore file # Temporary files fp-info-cache # Netlist files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole) Total plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes count 0 Minor layout tweaks Finish schematic, add PDF' (#2) from schematic by Eeschema 5.1.9-73d0e3b20d~88~ubuntu20.04.1 Generated from schematic into main ... Add notes about wiring SW15 cross-board Add design rules for jlcpcb 4ee6887723 Add.
New Pull Request