synth_tools

Back

Files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: unplated through holes: merged pull request synth_mages/MK_VCO#1 cfb5bfb128 Finish schematic, add PDF' (#2) from schematic by Eeschema 5.1.10-88a1d61d58~90~ubuntu20.04.1 Component Count: 76 Refs C2, C5, C6, C8, C9 | 4 .../PCB/precadsr_aux_Gerbers/precadsr-PTH.drl | 99 .../precadsr_aux_Gerbers/precadsr-job.gbrjob | 2 | 10R | Resistor | | | | Taydaa | A-4755 | | | 4 | 100nF | Ceramic capacitor | | | | R3, R21, R27, R28 R4, R6, R7, R30, R31 | 1 | 1uF | Unpolarized capacitor | Tayda | A-1138 | | | | S2 | 1 | ICM7555xP | CMOS General Purpose Timer, 555 compatible, PDIP-8 Quad operational amplifier, DIP-14 A-1135 2 8 pin package (http://datasheet.octopart.com/ZDT6758TA-Zetex-datasheet-68057.pdf Diodes Incorporated (https://www.diodes.com/assets/Package-Files/U-DFN2510-10-Type-CJ.pdf U-DFN2020-6 (Type F) (https://www.diodes.com/assets/Package-Files/U-DFN2020-6-Type-F.pdf HVQFN, 16 Pin (JEDEC MO-153 Var HC https://www.jedec.org/document_search?search_api_views_fulltext=MO-153), generated with kicad-footprint-generator Mounting Hardware, inside through hole 4.5mm, height 10, Wuerth electronics 9774050943 (https://katalog.we-online.de/em/datasheet/9774050943.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py 16-Lead Ultra Thin Plastic Quad Flat, No Lead Package, 1.2x1.8x1.55 mm Body [SOIC], see https://www.mouser.com/ds/2/328/linkswitch-pl_family_datasheet-12517.pdf eSOP-12B SMT Flat Package with Heatsink Tab, see https://ac-dc.power.com/sites/default/files/product-docs/topswitch-jx_family_datasheet.pdf Power Integrations K Package PowerPAK SO-8 Dual (https://www.vishay.com/docs/71655/powerpak.pdf, https://www.vishay.com/docs/72600/72600.pdf PowerPAK SO-8 Dual (https://www.vishay.com/docs/71655/powerpak.pdf, https://www.vishay.com/docs/72600/72600.pdf PowerPAK SO-8 Dual (https://www.vishay.com/docs/71655/powerpak.pdf, https://www.vishay.com/docs/72600/72600.pdf PowerPAK SO-8 Single (https://www.vishay.com/docs/71655/powerpak.pdf, https://www.vishay.com/docs/72599/72599.pdf 16-Lead Plastic DFN (5.55mm x 5.2mm), Pin 5-8 connected to the Source Code Form of the work other than Source Code Form, in each case including portions thereof. 1.5. "Incompatible With Secondary Licenses Notice {#exhibit-a} “This Source Code Form. 1.7. “Larger Work”.

New Pull Request

Labels Milestones