synth_tools

Back

Fix some clearance issues, make all power traces large Added input resistor for sync; placed everything on PCB with exploratory 8hp layout Add schematic, start on PCB with exploratory 8hp layout b1fcba1e78 Bring in diylc and openscad design main MK_SEQ/Schematics/Unseen Servant/Unseen Servant_counter_board_noncanonical.kicad_pro Normal file Unescape Fireball/Fireball.kicad_prl Normal file View File db7d02719b Go to file d5bfb6e27b 's notes on repique/caixa, two or three for surdos main synth_tools/3D Printing/Panels/Radio Shaek Standoff.scad | 63 3D Printing/Panels/Radio_shaek_standoff.stl | Bin 0 -> 13714 bytes .../precadsr-panel-Gerbers/precadsr-panel.drl | 47 .../precadsr-panel.gbrjob | 126 .../precadsr-panel/precadsr-panel-cache.lib | 106 .../precadsr-panel-rescue.kicad_sym | 228 .../precadsr-panel/precadsr-panel.kicad_pro | 481 .../PCB/precadsr_Gerbers/precadsr-F_Paste.gbr | 15 .../precadsr_panel_al-F_Mask.gbr | 47 .../precadsr-panel.gbrjob | 126 .../precadsr-panel/precadsr-panel-cache.lib | 106 .../precadsr-panel-rescue.kicad_sym | 228 .../precadsr-panel/precadsr-panel.kicad_pro | 481 .../PCB/precadsr_Gerbers/precadsr-B_Paste.gbr | 15 .../precadsr-panel-SilkBottom.gbo | 799 .../precadsr-panel-drl_map.pdf | Bin 0 -> 38764 bytes Panels/futura medium condensed bt.ttf ec09111f77 Futura BT font files Binary files /dev/null and b/Images/IMG_6753.JPG differ Binary files /dev/null and b/caixa_sr2.png differ From 9060b76361734f9abf9a1c676dd9110e9ced917b Mon Sep 17 00:00:00 2001 Subject: [PATCH] traces added but maybe won't keep From 52a9fa26f6a6a8c4f7e3fc085f8b6ccdd7541277 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Footprints, PCB update .../Jack_6.35mm_PJ_629HAN.kicad_mod | 34 ...0D_Single_Vertical_CircularHoles.kicad_mod | 46 ..._Vertical_CircularHoles_centered.kicad_mod | 44 ...ter_Alps_RK163_Single_Horizontal.kicad_mod | 49 ...E-6410-03A_1x03_P2.54mm_Vertical.kicad_mod | 53 ...E-6410-08A_1x08_P2.54mm_Vertical.kicad_mod | 79 .../MountingHole_3.2mm_M3.kicad_mod | 17 .../fastestenv_Switch_Hole.kicad_mod | 17 .../fastestenv_Trimmer_Pot_Hole.kicad_mod | 17 .../precadsr_panel_al/precadsr_panel_al.sch | 264 .../Panel/precadsr_panel_al/sym-lib-table | 4 .../PCB/precadsr_Gerbers/precadsr-B_Paste.gbr | 4 Hardware/PCB/precadsr/precadsr.sch | 125 .../PCB/precadsr_Gerbers/precadsr-B_Mask.gbr | 4 From 2476d4512ed88199eab1d31bec7610a192015386 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add correct footprints to fireball Latest commits for file Panels/QuentinEF.ttf PSU/Synth Mages Power Word Stun.kicad_pro 555 lines }, "silk_line_width": 0.15, PCB initial layout, no traces PCB initial layout, no traces Fireball/Fireball.kicad_prl | 2 | 1M | Resistor | | | | | | Tayda | A-804 | | | R6, R8 | 2 pin Molex header | | | | | | | | | C10 | 1 | SW_Push | Push button switch OFF-(ON) | Dailywell | PAS7B3M1CESA6-5 | Tayda | A-4349 | | | | | | J3 | 1 | 3_pin_Molex_connector | 3 | 22k | Resistor | | J8 | 1 | 3_pin_Molex_header | 3 | 22k | Resistor | | | | | | | | C12 | 2 ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Thu Aug 12 15:59:21 2021 ac58a9eaed checkpoint after roughing out middle PCB .../Unseen Servant/Unseen Servant.kicad_pcb | 4 | 47k | Resistor | | | | C10 | 3 | A1M | **Potentiometer, 16 mm.

New Pull Request

Labels Milestones