Labels Milestones
Back23480 lines From 08c072665503ae5190c8da3658de00dd55b34063 Mon Sep 17 00:00:00 2001 Images/capsocket.png | Bin 0 -> 684 bytes create mode 100644 Fireball/Fireball_panel.kicad_pcb 2666d5803f Footprint selection, some PCB layout choices From c6741b48f0ef8a6e69ecbca1a47bc4f4b481e2a3 Mon Sep 17 00:00:00 2001 Subject: [PATCH] A couple more GND-stitch vias Undo converting GND to GND_JMP and fix everything that broke 3583986e89 Finished PCB, passes all passable DRCs Show-stopping bugs needing bodges: Errant connection between R25 and R1. This needs to be fixed elsewhere ec67859b1c Start of LM13700 version to see why Use THT electrolytics, finish SMT layout, try on quentin font for size Schematics/Dual_VCA_with_cv2_OTA.diy Normal file Unescape Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pro Normal file View File main precadsr/.gitignore 58 lines Feed of " /ttrss-plugin- _comics" 740: https://gitea.circuitlocution.com/ /ttrss-plugin- _comics/commit/969311f00cbb6d6ece9a25b5fb1d4e2884e468c0 c9e81f0cc630cea052574ce7c50b3e82145bb626 Image of caxia score 5ff3077e8252367b7eceb0b21b0803904b695d42 Fix sr2 blue 5ff3077e8252367b7eceb0b21b0803904b695d42 969311f00cbb6d6ece9a25b5fb1d4e2884e468c0 Assorted updates From 4675f71e05fc19d3608ee6e5061bbe79ae432fb7 Mon Sep 17 00:00:00 2001 Subject: [PATCH] schematic start, and some example modules f80e4975fb checkpoint before trying to fit in glide controls Still trying to fit in glide controls From a5c5ff12ce18fecaaf346f973863d12bf361ac82 Mon Sep 17 00:00:00 2001 Subject: [PATCH] More SR1.
- Pins, surface mount SMD package TO-269AA.
- -7.536187e-001 4.886936e-001 vertex -1.315106e+000.
- 0.464146 -0.548158 vertex -2.92724 -1.22816 18.7471.
- REP: B B B B .