3
1
Back

0.11511 -7.7227e-05 0.993353 facet normal 0.652502 0.754513 -0.0703644 vertex 1.9454 -8.52337 12.4333 facet normal -0.831463 -0.555581 0 vertex -6.04355 -2.39281 20 vertex 6.25621 1.7383 20 vertex 5.25861 3.8206 20 vertex -0.408138 -6.48717 19.9 vertex 1.95487 -0.38727 19.9 facet normal 0.049734 0.0862121 0.995035 vertex -3.40844 -7.24331 19.9481 vertex -2.91914 -7.43786 19.9405 facet normal 9.901835e-01 -1.397736e-01 0.000000e+00 vertex -9.051964e+01 1.005513e+02 1.156263e+01 vertex -9.054433e+01 1.005513e+02 1.130642e+01 facet normal 0.29048 0.0342449 0.956268 vertex 7.01491 0.282485 6.94563 facet normal -0.097632 0.989307 0.108348 facet normal -0.964172 -0.255779 0.0703601 facet normal 0.0827209 -0.0808284 0.993289 vertex 5.83299 -4.3279 7.92316 facet normal -0.137901 -0.106559 0.984697 vertex 5.12711 5.32461 6.87554 facet normal 3.422964e-001 -5.872896e-001 7.334331e-001 facet normal 3.385610e-001 -5.800993e-001 7.408517e-001 facet normal -0.295594 -0.346112 0.89041 vertex 5.38277 -1.35267 19.1916 facet normal -2.537094e-001 4.349532e-001 8.639718e-001 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: ### Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md ## GitHub repository https://github.com/holmesrichards/precadsr Submodules git clone git@github.com:holmesrichards/precadsr.git git submodule init git submodule init git submodule init git submodule init git submodule init git submodule update Find and replace last few thin traces, fix teardrops and gnd fill Embiggen traces, add teardrops main MK_SEQ/Schematics/Unseen Servant/Unseen Servant.kicad_sch | 175 # Precision ADSR with retriggering and looping Binary files /dev/null and b/Panels/title_test_22.stl differ Binary files a/caixa_sr1.png and b/caixa_sr1.png differ Binary files /dev/null and b/Images/PXL_20210831_000922493.jpg differ Binary files /dev/null and b/Schematics/bad_trace_v1.jpeg differ Panels/luther_triangle_vco_quentin_v4.scad Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_RD901F-40-00D_Single_Vertical_CircularHoles_centered.kicad_mod Normal file View File.

New Pull Request