3
1
Back

Infineon PG-DSO 12 pin, exposed pad: 4.5x8.1mm, with thermal vias in pads, 5 Pins per row (https://www.hirose.com/product/en/products/FH12/FH12-24S-0.5SH(55)/), generated with kicad-footprint-generator JST PH series connector, SM02B-ZESS-TB (http://www.jst-mfg.com/product/pdf/eng/eZE.pdf.

New Pull Request