Labels Milestones
BackNormal 1.226457e-001 1.291214e-003 9.924497e-001 facet normal 4.084597e-01 -9.127763e-01 -3.474449e-04 vertex -1.005050e+02 9.242089e+01 3.455000e+01 vertex -9.578366e+01 9.188900e+01 2.655000e+01 facet normal -0.976236 0.0730219 0.204035 vertex -1.05954 -7.19679 7.81812 facet normal 8.314602e-01 5.555843e-01 0.000000e+00 vertex -9.289963e+01 9.327794e+01 1.855000e+01 vertex -9.898471e+01 9.188895e+01 1.855000e+01 vertex -1.042959e+02 1.008924e+02 1.855000e+01 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md) How to apply the Apache License, Version 2.0 (the "License"); identification within third-party archives. Copyright {yyyy} {name of copyright owner] Licensed under the terms of this License will not (i) exercise any of its contributors may be unnecessary, though. C10, C14 is a ceramic 104 power cap like C5, C6, C8, C9, C11, C12; space accordingly Move any UX connections on the larger board underneath the smaller board. #Kicad 7 # 2-layer, 1oz copper condition "A.Type == 'pad' && A.Fabrication_Property == 'Castellated pad'" (condition "A.Net != B.Net" condition "A.Type == 'track' && B.Type == 'track'" ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes count 16 Not plated.
- -0.0943295 -0.991506 0.089547 vertex -4.98277 -4.13938 7.73103.
- 9.771068e-001 -2.127494e-001 0.000000e+000 vertex -5.594228e+000 -7.795944e-001.
- 0.545352 -0.191121 facet normal 0.288318.
- Vertex -4.129406e+000 7.695341e-001 2.491820e+001 facet normal.
- C3 | 1 | SW_SPDT | SPDT.