synth_tools

Back

Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole) Total plated holes count 16 Not plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes count 16 Latest commits for file Panels/FireballSpell_Large.webp Images/PXL_20210831_000922493.jpg Normal file View File Things best left to external modules: - CV-controlled CV offset module - add a switch to disable clock (pause). - SPST switch to adjust CV output range, switch between 5v and 2.5v max (or whatever is configured). Momentary-normal-off pushbutton to manually reset. More repo cleanup, adopt github .gitignore file More repo cleanup, adopt github .gitignore file 8976a63dc06fa25beedf8d2553931872c491047e adds README.md file afea9d5a2cf23e2a33a2927086270d4d602f5a2b 46614f2341 Go to file From cf77281dd840d63cd7d056fd6c45e5b7679fd50b Mon Sep 17 00:00:00 2001 Subject: [PATCH] Am totally not using git.

New Pull Request

Labels Milestones