Labels Milestones
Back"netlist": "", "specctra_dsn": "", "step": "", "vrml": "" }, "schematic": { "annotate_start_num": 0, "drawing": { More tweaks after pro review "clearance": 0.2, "diff_pair_gap": 0.25, "diff_pair_via_gap": 0.25, "diff_pair_width": 0.2, "line_style": 0, "microvia_diameter": 0.3, "microvia_drill": 0.1, "name": "Default", "pcb_color": "rgba(0, 0, 0, 0.000)", "schematic_color": "rgba(0, 0, 0, 0.000)", "schematic_color": "rgba(0, 0, 0, 0.000)", "schematic_color": "rgba(0, 0, 0, 0.000)", From a924f971822abf6232c3be63abeee0abf33f42cb Mon Sep 17 00:00:00 2001 Subject: [PATCH] Documentation Docs/build.md | 4 Hardware/PCB/precadsr/potsetc.sch | 84 Hardware/PCB/precadsr/precadsr.sch | 412 Hardware/PCB/precadsr/precadsr.xml | 884 main MK_VCO/Schematics/MK_VCO_RADIO_SHAEK_W_PARTS.diy 6789 lines Latest commits for file Schematics/bad_trace_v1.jpeg add pic 0252301f35 Go to file f6c7924538 Messing around with panel alignment before printing f6c7924538ef12da2abc179ebcc8f08e4164e698 main synth_tools/Schematics/SynthMages.pretty/eurorack_rail_hole.kicad_mod 24 lines Binary files /dev/null and b/Images/IMG_6770.JPG differ Binary files /dev/null and b/Panels/Font files/Futura XBlk BT.ttf From 750478ab8360c0ef45b55687504a3e4846b752b4 Mon Sep 17 00:00:00 2001 Binary files /dev/null and b/Panels/Font files/Quentincaps.ttf differ Binary files /dev/null and b/Panels/FireballSpell_Large_bw.png differ Binary files a/3D Printing/Panels/HOLD PORTAL.png | Bin 0 -> 12821 bytes .../COLOR SPRAY.png | Bin 0 -> 23847 bytes Panels/FireballSpell_Large.webp | Bin 0 -> 46787 bytes Datasheets/tl074.pdf | Bin 0 -> 29479 bytes .../VALMORIFICATION+Build+and+BOM.pdf | Bin 0 -> 136810 bytes Images/captest.png | Bin 0 -> 11675 bytes .../Panels/FIREBALL VCO.png | Bin 0 -> 297934 bytes From b2f0340111348a8deafde0ffe244939fe4eeb6b7 Mon Sep 17 00:00:00 2001 Subject: [PATCH] More tweaks after pro review "design_settings": { "defaults": { PCB initial layout, no traces "other_line_width": 0.15, PCB initial layout, no traces "other_line_width": 0.15, PCB initial layout, no traces "copper_text_size_h": 1.5, "copper_text_size_v": 1.5, "copper_text_thickness": 0.3, PCB initial layout, no traces "min_copper_edge_clearance": 0.0, PCB initial layout, no traces "silk_line_width": 0.15, "silk_text_italic": false, "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, PCB initial layout, no traces }, Add ground fills, fix some clearance issues, add PCB slot, more options for potentiometer spoke placement' (#1) from bugfix/10hp into main v1 Final tweaks, version submitted to JLCPCB on 20240124 63579cf959 Add notes about UX component wiring Feed of " /arrasta" 2bd01a1ff2d30ca3cff647bbf3b80645437cc07c Add schematic, start on PCB with exploratory 8hp layout Schematics/Enlarge/Enlarge.kicad_prl | 77 Synth Mages Power Word Stun Panel.kicad_pcb 4711 lines 2 5mm LEDs -Consider: 1 simple on/off switch/button/knob/etc. (attr (teardrop (type track_end main MK_VCO/Fireball/Fireball_panel.kicad_dru 103 lines Latest commits for branch fewer_panel_wires Move LED resistors aa199fc6f4 Forget (and ignore) fp-info-cache file as it is.
- (https://katalog.we-online.de/em/datasheet/9774020982.pdf), generated with kicad-footprint-generator.
- Case/EuroRack_Case_End_Male.png Executable file View.