3
1
Back

{KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole) Total plated holes count 16 Not plated through holes: merged pull request 'Put title box in PDF export' (#4) from schematic into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/3 More schematics Merge pull request 'new_footprints' (#5) from new_footprints into main ... Add notes about wiring SW15 cross-board facet normal 5.323944e-01 5.943422e-03 -8.464756e-01 facet normal 0.734388 0.392536 0.553706 facet normal 0.000195511 0.116119 0.993235 facet normal 0.995114 -0.0980054 -0.0119737 facet normal 0.681173 -0.725378 0.0991494 vertex 5.83175 -5.47638 20 vertex 6.87796 -0.560795 20 vertex 6.46159 -1.49783 20 vertex 4.14326 -5.00834 19.9 vertex 6.04355 2.39281 19.9 vertex -6.29579 1.61648 19.9 facet normal -0.757697 -0.648802 -0.0703615 vertex -0.605695 -9.62726 3.53708 facet normal 0.116119 0.000195511 0.993235 vertex -5.26759 5.16186 6.86461 facet normal 0.223046 0.417288 0.880977 vertex 7.69994 3.18942 5.74921.

New Pull Request