synth_tools

Back

Eco2.User user (44 Edge.Cuts user (45 Margin user (46 "B.CrtYd" user "B.Courtyard" (47 "F.CrtYd" user "F.Courtyard" attr (teardrop (type padvia (min_thickness 0.0254) (filled_areas_thickness no min_thickness 0.25) (filled_areas_thickness no Latest commits for branch luther_diy_schematic More layout updates More SR1 notation main master PSU/Synth Mages Power Word Stun Panel.kicad_pcb From 34a82a463f9ee9652209e4943e9d529a525083b2 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add pulldown resistors for reset debounce cap; formatting checkpoint before getting really weird with WireIt dd8c61c34f A couple more GND-stitch vias From 77735c00cc3285131373f5cfc61b82eab5963d12 Mon Sep 17 00:00:00 2001 Subject: [PATCH] A couple more minor clearance tweaks Add ground fills, fix some clearance issues, add PCB slot, more options for potentiometer spoke placement' (#1) from pcb_finalization into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/2 Merge pull request synth_mages/MK_VCO#5 613d1b6f7e Merge pull request 'More schematics' (#3) from schematic by Eeschema 5.1.10-88a1d61d58~90~ubuntu20.04.1 **Component Count:** 77 **Component Count:** 76 Docs/precadsr_layout_back.pdf Normal file View File 3D Printing/Panels/image.png | Bin 0 -> 10724 bytes 3D Printing/Rails/18hp_outie.stl | Bin 0 -> 11692 bytes .../Panels/HOLD PORTAL.png | Bin 0 -> 75481 bytes Panels/luther_triangle_vco.scad | 274 create mode 100644 Schematics/Unseen Servant/Unseen Servant.kicad_dru Normal file Unescape "Name": "Top Silk Screen" "Name": "Top Solder Mask" "Notes": "Type: dielectric layer 1 (from F.Cu to B.Cu)" "Name": "Bottom Silk Screen" "Name": "Top Solder Mask" "Name": "Bottom Silk Screen" Hardware/Panel/precadsr-panel/precadsr-panel-cache.lib Normal file View File 3D Printing/Rails/36hp_innie.stl | Bin 138868 -> 139972 bytes Docs/precadsr_bom.md | 72 Hardware/PCB/precadsr/potsetc.sch | 602 Hardware/PCB/precadsr/precadsr.cmp | 45 Hardware/PCB/precadsr/precadsr.net | 147 Hardware/PCB/precadsr/precadsr.pro | 22 Panels/title_test.stl | Bin 0 -> 26572 bytes create mode 100644 Hardware/PCB/precadsr/ao_symbols.lib create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PinHeader_1x04_P2.54mm_Vertical.kicad_mod create mode 100644 Synth Mages Power Word Stun.kicad_pcb 23164 lines 774c07c353 Go to file f6c7924538 Messing around with panel title fonts 62cb30efbf Initial kicad, images, gitignore for kicad backups d7370bb10c Add tl074 datasheet/pinout Datasheets/tl074-pinout.jpeg | Bin 11916 -> 0 bytes Latest commits for file Schematics/Rampage_V1_4_Sch.pdf Latest commits for file Schematics/Rampage_V1_4_Sch.pdf Latest commits for file Images/captest.png From 4efd2875e878899162f2c2dc07deaf41da7fb0b0 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Apply jlcpcb's design rules, small fixes for those couple more GND-stitch vias eb8580ef62 Undo converting GND to GND_JMP and fix everything that broke 3583986e89 Finished PCB, passes all passable DRCs created pull request 'Put title box in PDF export' (#4) from schematic into main Merge.

New Pull Request

Labels Milestones