3
1
Back

-0.0647447 -0.0692189 0.995498 facet normal -0.608832 0.184686 0.771502 facet normal 0.301701 -0.851405 0.429052 facet normal -0.0378714 0.382337 0.923247 facet normal -0.115684 -0.000419123 0.993286 facet normal -1.782618e-15 -1.159613e-15 -1.000000e+00 facet normal -0.29707 0.243766 0.923216 vertex -8.83032 -1.72277 3.82299 facet normal -0.367742 0.111553 0.923213 vertex 0 8.56166 5.56266 facet normal 0.730673 0.622319 0.280777 facet normal 0.630808 -0.768363 0.108162 facet normal -7.176975e-16 0.000000e+00 1.000000e+00 facet normal 4.926592e-001 -8.446022e-001 2.096043e-001 vertex -2.015217e+000 3.450173e+000 2.475471e+001 facet normal 8.829288e-06 -1.000000e+00 -2.598620e-07 facet normal 0.499999 0.866026 8.06266e-08 vertex -2.35938 -1.82407 11.0482 facet normal -5.284114e-01 8.489884e-01 -3.400510e-04 vertex -9.341511e+01 9.290297e+01 2.550000e+00 facet normal -0.243784 -0.297053 0.923217 vertex 8.81743 -1.78758 3.82299 vertex -10.1904 0 0 The Power Word Stun.kicad_prl | 77 Synth Mages Power Word Stun.kicad_pro", Latest commits for file Schematics/bad_trace_v1.jpeg add pic Schematics/bad_trace_v1.jpeg | Bin 0 -> 12821 bytes .../Panels/COLOR SPRAY.png | Bin 0 -> 31384 bytes .../Pot_Knobs/potentiometre_v3_1.5_merged.stl | Bin 10724 -> 0 bytes Latest commits for file Images/PXL_20210831_004139245.jpg 054c37512a Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/BLADE BARRIER.png' From 4f6e9e0984f9a003c1c3b6aa2f03c4a9a8708f29 Mon Sep 17 00:00:00 2001 Subject: [PATCH 10/18] More tweaks after pro review } ], "meta": { More tweaks after pro review "extra_units": "error", "global_label_dangling": "warning", "hier_label_mismatch": "error", "label_dangling": "error", "lib_symbol_issues": "warning", More tweaks after pro review "design_settings": { "defaults": { PCB initial layout, no traces "solder_mask_clearance": 0.0, PCB initial layout, no traces "other_line_width": 0.15, PCB initial layout, no traces PCB initial layout, no traces "solder_mask_clearance": 0.0, PCB initial layout, no traces "min_copper_edge_clearance": 0.0, PCB initial layout, no traces "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, PCB initial layout, no traces }, Add ground fills, fix some clearance.

New Pull Request