synth_tools

Back

0.0992318 -0.990104 facet normal 0.989342 -0.0974349 0.108208 facet normal -9.675077e-001 -2.528414e-001 0.000000e+000 vertex 5.358002e+000 -1.912462e+000 1.747200e+001 facet normal 2.688953e-01 0.000000e+00 -9.631694e-01 vertex -1.055399e+02 9.715134e+01 1.037452e+01 vertex -1.058603e+02 9.725134e+01 1.028697e+01 facet normal -3.727482e-02 -2.755958e-03 -9.993013e-01 facet normal 3.665995e-15 -3.144192e-15 1.000000e+00 facet normal -9.832452e-01 1.822850e-01 -1.013261e-03 vertex -9.028106e+01 1.000323e+02 1.705744e+01 facet normal -2.304122e-004 -4.032215e-004 -9.999999e-001 Latest commits for file Fireball/Fireball.kicad_sch Added input resistor for sync; placed everything on PCB sandwich, making some final-ish decisions about connecting to front panel Added schmancy pcb for v1 build Schematics/SEQ_MANUAL_v2.pdf Normal file View File 3D Printing/Cases/Eurorack Modular Case/20210926_092011.jpg Executable file View File PSU/PSU.md Executable file View File Latest commits for file Panels/title_test.stl STLs, 10hp version, others schematics b404e3f9c5 Update luther's layout Update luther's layout Update luther's layout BOTH false Directional false false Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole Total plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole Total plated holes unplated through holes: unplated through holes.

New Pull Request

Labels Milestones