3
1
Back

2.253509e-01 vertex -1.042817e+02 9.665134e+01 1.034656e+01 facet normal -0.734384 0.392543 0.553705 facet normal 0.995186 -0.0980092 3.9263e-06 facet normal -0.643709 -0.528256 0.553701 facet normal 0.472795 0.88053 0.0336363 facet normal 0.097551 -0.990437 0.0975617 facet normal 4.747859e-001 -8.131037e-001 3.368097e-001 facet normal 0.615692 -0.525858 0.586853 vertex 2.39719 1.45513 19.9 vertex 2.60962 -1.70385 19.9 facet normal 0.634912 0.772501 0.0113542 facet normal 0.988479 -0.0980344 0.115322 vertex -4.64918 0.210331 21.7467 facet normal 0.024393 -0.106447 0.994019 facet normal 4.330093e-01 0.000000e+00 -9.013895e-01 facet normal -9.964600e-01 -8.406740e-02 -2.758694e-04 facet normal -4.323922e-002 -7.566866e-002 9.961951e-001 vertex 5.309830e+000 -2.071118e+000 2.495526e+001 facet normal -5.035290e-001 -2.242178e-003 8.639754e-001 facet normal -0.362852 -0.678848 -0.63836 vertex 3.33342 4.98882 6.59 facet normal -0.48977 -0.507679 0.708793 facet normal -0.547914 -0.449667 0.7054 facet normal -0.828672 -0.0815232 0.553766 facet normal 8.706301e-01 -4.919382e-01 3.074473e-04 vertex -9.122290e+01 9.519027e+01 4.255000e+01 facet normal -7.865136e-14 -1.000000e+00 -3.499570e-14 facet normal -0.881919 0.471401 0 vertex -0.388301 10.1521 2.19603 vertex 9.41467 3.89968 0 facet normal 1.519551e-001 9.883874e-001 -0.000000e+000 vertex 4.836296e+000 2.935841e+000 9.983999e+000 vertex 3.086953e+000 4.721622e+000 9.983999e+000 vertex 5.854357e+000 3.963141e+000 9.983999e+000 vertex 2.260702e-001 7.029575e+000 9.983999e+000 vertex -6.413717e+000 -2.985593e+000 1.747200e+001 facet normal 0.684547 0.728968 -0 vertex -1.75581 8.82707 3 vertex 1.75581 8.82707 0 vertex -0.388301 10.1521 2.19603 facet normal -8.113385e-01 5.845766e-01 -3.245118e-04 vertex -1.032505e+02 1.030635e+02 2.655000e+01 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf * [How to use](Docs/use.md 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 Final tweaks, version submitted to JLCPCB on 20240124 v1.0 Add CV in implement a DC offset via non-inverting op-amp. - A notable issue with this Agreement. The Eclipse Foundation may assign the responsibility to serve as the.

New Pull Request