3
1
Back

(https://www.vishay.com/docs/71655/powerpak.pdf, https://www.vishay.com/docs/72599/72599.pdf 16-Lead Plastic DFN (5mm x 5mm) (see Linear Technology DFN_18_05-08-1778.pdf DFN20, 6x5, 0.5P; CASE 506CM (see ON Semiconductor 932BB.PDF 144-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1 mm Body, 2.00 mm [TQFP] (see Microchip Packaging Specification 00000049BS.pdf UQFN, 20 Pin (https://www.ti.com/lit/ds/symlink/tps2663.pdf#page=49), generated with kicad-footprint-generator ipc_noLead_generator.py 10-Lead Plastic Dual Flat, No Lead Package (JQ) - 4x4x0.5 mm Body [DFN-S] (see Microchip Packaging Specification 00000049BS.pdf 8-Lead Plastic Dual Flat, No Lead Package (8E) - 4x4x0.9 mm Body [DFN] (see Microchip Packaging Specification 00000049BS.pdf MSOP, 12 Pin (https://www.nxp.com/docs/en/data-sheet/MMZ09332B.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py 8-Lead Plastic Dual Flat, No Lead Package (MD) - 4x4x0.9 mm Body (see Atmel Appnote 8826 64-Lead Plastic Thin Quad Flatpack (MW) - 10x10x1.0 mm Body [LFCSP]; (see https://www.intersil.com/content/dam/Intersil/documents/l72_/l72.10x10c.pdf LFCSP VQ, 48 pin, exposed pad, thermal vias in pads, 4 Pins per row.

New Pull Request