3
1
Back

Mini receptacle vertical Hirose DF63 through hole, DF13-08P-1.25DS, 8 Pins per row (http://www.molex.com/pdm_docs/sd/431602102_sd.pdf), generated with kicad-footprint-generator Soldered wire connection, for 6 times 1 mm² wires, basic insulation, conductor diameter 1.4mm, outer diameter 1mm, size source Multi-Contact FLEXI-xV 2.0 (https://ec.staubli.com/AcroFiles/Catalogues/TM_Cab-Main-11014119_(en)_hi.pdf), bend radius 3 times outer diameter, generated with kicad-footprint-generator Soldered wire connection with double feed through strain relief, for a single 1 mm² wires, reinforced insulation, conductor diameter 2.4mm, outer diameter 1.7mm, outer diameter 3.9mm, size source Multi-Contact FLEXI-xV 0.75 (https://ec.staubli.com/AcroFiles/Catalogues/TM_Cab-Main-11014119_(en)_hi.pdf), bend radius 3 times outer diameter, generated with kicad-footprint-generator Molex MicroClasp Wire-to-Board System, 55935-0910, with PCB trace layout 4efd2875e8 Replaced accidentally dropped Fine tuning hole. Aa68d7a21d Am totally not using git correctly Am totally not using git correctly ec09111f77 Futura BT font files ... Delete 'Panels/futura medium bt.ttf' From abc34915f3e0cdda969d62254e292cd8631b805a Mon Sep 17 00:00:00 2001 Subject: [PATCH] checkpoint before getting really weird with WireIt dd8c61c34f A couple more minor clearance tweaks 99b8f1493d More layout updates created pull request synth_mages/MK_SEQ#1 2666d5803f Footprint selection, some PCB layout choices From c6741b48f0ef8a6e69ecbca1a47bc4f4b481e2a3 Mon Sep 17 00:00:00 2001 Subject: [PATCH 02/18] Checkpoint after fixes but before shrinking boards renamed repository from precadsrprecadsr to synth_mages/MK_VCO Forget.

New Pull Request