3
1
Back

Thu Aug 12 15:59:21 2021 ac58a9eaed checkpoint after roughing out middle PCB .../Unseen Servant/Unseen Servant.kicad_sch | 647 Latest commits for file Panels/QuentinEF.ttf PSU/Synth Mages Power Word Stun.kicad_pcb group "" (id 17a7121e-b68e-480a-a63e-d9064ffac0d1 Latest commits for file Schematics/MK_VCO_RADIO_SHAEK_W_PARTS.diy main MK_VCO/Panels/Font files/futura light bt.ttf differ Binary files a/3D Printing/Panels/BLADE BARRIER.png differ Binary files /dev/null and b/Images/precadsr-panel-holes.png differ Binary files /dev/null and b/Images/precadsr-panel.png differ From 9060b76361734f9abf9a1c676dd9110e9ced917b Mon Sep 17 00:00:00 2001 Subject: [PATCH] gets jiggy with PCB locator, 10 Pins per row (http://www.molex.com/pdm_docs/sd/431602102_sd.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py TSOP-I, 24 Pin (JEDEC MO-153 Var JB https://www.jedec.org/document_search?search_api_views_fulltext=MO-153.

New Pull Request