Labels Milestones
BackPosition for resistor between coarse and +12V, value unknown 5a4e89eea63bf71c8fd68e1168f096dfb3459aa4 More cleanup More cleanup d12ec1f19bbae8f01395e4c76a152d3d4ce7a3d4 More repo cleanup, adopt github .gitignore file # Temporary files *.000 *.bak *.bck *.kicad_pcb-bak *.kicad_sch-bak Initial kicad, images, gitignore for kicad backups afea9d5a2c Final revision; added custom DRC as project file tstamp 60305f7c-b08f-48d5-a3e4-4d4a9046f92f) Final revision; added custom DRC as project file tstamp 885d8854-95c7-40d1-bee9-0e598504ab1c) Final revision; added custom DRC as project file version 1) #Kicad 7 # 2-layer, 1oz copper condition "A.Type == 'via' && B.Type == A.Type && A.Net != B.Net" condition "A.Pad_Type == 'NPTH, mechanical' && B.Type == 'track'" (condition "A.Type == 'via' && B.Type == 'graphic')" # This would override board outline and milled areas # (condition "A.Type == 'track' && B.Type == 'track'" (condition "A.isPlated() && B.Type == 'track'" condition "A.Type == 'via'" (condition "A.Type == 'pad' && A.Fabrication_Property == 'Castellated pad'" (condition "A.Net != B.Net" condition "A.Pad_Type == 'NPTH, mechanical' && B.Type == A.Type && A.Net != B.Net" condition "A.Pad_Type == 'NPTH, mechanical' && B.Type == 'track'" ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Thu Aug 12 11:11:04 2021 ; FORMAT={-:-/ absolute / inch / decimal} Schematics/schematic_bugs_v1.txt Normal file View File 3D Printing/Pot_Knobs/Potentiometer Cap.STL Executable file View File Latest commits for file caixa_sr1.png Image of caxia score Samurai Latest commits for file PSU/PSU.md //clock rate (rv11 // 1 for 5v / 2.5v output mode // 10 LEDs.
New Pull Request