3
1
Back

Traces "solder_mask_clearance": 0.0, PCB initial layout, no traces }, Add ground fills, fix some clearance issues, make all power traces large "rules": { PCB initial layout, no traces Fireball/Fireball.kicad_prl | 2 From 9e7b04561b8893062b3378503805ddd100c7260f Mon Sep 17 00:00:00 2001 Subject.

New Pull Request