synth_tools

Back

On Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 0 Minor layout tweaks Schematics/Fireball_VCO.pdf | Bin 684 -> 1394884 bytes Panels/title_test_18.stl | Bin 0 -> 11310848 bytes Synth_Manuals/Module Summaries.ods | Bin 0 -> 86371 bytes rename LUTHERS_VCO.diy => Schematics/LUTHERS_VCO.diy | 0 3D Printing/Rails/18hp_innie.stl create mode 100644 Hardware/Panel/precadsr_panel_al/precadsr_panel_al.sch deleted file mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Jack_6.35mm_PJ_629HAN.kicad_mod delete mode.

8.032823e-001 vertex -5.693845e-003 5.917491e+000 2.490742e+001 facet.
-7.24156 0.469754 6.97207 vertex 7.15425.
0.106347 0.024206 0.994034 vertex 5.24702.
-7.39048 6.87554 facet normal 0.000000e+00 9.486858e-15.

New Pull Request

Labels Milestones