3
1
Back

Down Thermal Vias (PowerSO-20) [JEDEC MO-166] (http://www.st.com/resource/en/datasheet/tda7266d.pdf, www.st.com/resource/en/application_note/cd00003801.pdf HSOP 11.0 x 15.9mm Pitch 0.65mm SSOP, 8 Pin (http://ww1.microchip.com/downloads/en/DeviceDoc/20005045C.pdf#page=23), generated with kicad-footprint-generator Mounting Hardware, inside through hole lga land grid array Bosch LGA, 8 Pin (https://docs.broadcom.com/doc/APDS-9251-001-DS#page=19), generated with kicad-footprint-generator ipc_gullwing_generator.py SOIC, 16 Pin (https://www.vishay.com/docs/83513/tcmd1000.pdf), generated with kicad-footprint-generator Hirose DF12C SMD, DF12C3.0-50DS-0.5V, 50 Pins per row (http://www.molex.com/pdm_docs/sd/431605304_sd.pdf), generated with kicad-footprint-generator Soldered wire connection with feed through strain relief, for 6 times 0.25 mm² wires.

New Pull Request