3
1
Back

8-Lead Very Thin Dual Flatpack No-Lead (LZ) - 2x3x0.9 mm Body [VDFN] (see Microchip Packaging Specification 00000049BS.pdf SSOP, 32 Pin (https://www.nxp.com/docs/en/package-information/SOT401-1.pdf), generated with kicad-footprint-generator Hirose DF12C SMD, DF12C3.0-60DS-0.5V, 60 Pins per row (https://www.molex.com/pdm_docs/sd/430450201_sd.pdf), generated with kicad-footprint-generator Mounting Hardware, inside through hole ST Morpho Connector 144 With STLink ST Morpho Connector 144 With STLink ST Morpho Connector 144 With STLink ST Morpho Connector 144 With STLink ST Morpho Connector 144 STLink AI accelerated MCU with optional wifi, https://dl.sipeed.com/MAIX/HDK/Sipeed-M1&M1W/Specifications AI Kendryte K210 RISC-V Texas Instruments DSBGA BGA YFF S-XBGA-N5 Texas Instruments, DSBGA, area grid, NSMD pad definition Appendix A Artix-7 and Zynq-7000 BGA, 15x15 grid, 13x13mm package, 0.8mm.

New Pull Request