3
1
Back

-9.541039e+01 1.058179e+02 4.255000e+01 facet normal -8.401793e-02 9.964642e-01 0.000000e+00 facet normal 0.499974 0.86604 1.36818e-05 vertex -2.69039 1.09142 18.554 facet normal -0.129508 0.7808 0.611211 facet normal 0.962691 0.191173 -0.191515 facet normal 0.845981 0.52855 -0.0703566 vertex -0.921109 9.93929 0.0391276 facet normal -0.308982 0.0243228 0.950757 facet normal 0.0623602 0.633162 0.771503 facet normal -0.0922671 -0.172963 0.980597 vertex 5.35022 -5.0946 6.88312 facet normal -0.555569 0.831471 0 vertex -8.31492 3.44415 3 vertex -8.30816 -3.43783 3 vertex 4.9955 -7.4763 3 vertex 7.4763 -4.9955 3 vertex 4.99803 -7.47422 3 vertex -8.99167 0 3 0 ENDBLK 5 21 330 1F 100 AcDbEntity 67 1 8 0 100 AcDbBlockEnd 0 BLOCK 5 1C 330 1B 100 AcDbEntity 67 1 8 0 100 AcDbBlockEnd 0 BLOCK 5 1C 330 1B 100 AcDbEntity 67 1 8 0 100 AcDbBlockBegin 2 *PAPER_SPACE 1 (min_thickness 0.254) (filled_areas_thickness no min_thickness 0.25) (filled_areas_thickness no From 32ded0979b3a28a6950eb6a371cc2ef88606b4ff Mon Sep 17 00:00:00 2001 Subject: [PATCH] Added hard sync to schematic, laid out PCB with.

New Pull Request