Labels Milestones
BackHref="https://gitea.circuitlocution.com/ /arrasta/commit/c9e81f0cc630cea052574ce7c50b3e82145bb626" rel="nofollow">c9e81f0cc630cea052574ce7c50b3e82145bb626 Image of caxia score Image of caxia score 5ff3077e8252367b7eceb0b21b0803904b695d42 Fix sr2 blue caixa_sr2.png | Bin 0 -> 138868 bytes Docs/precadsr_bom.md | 4 Samba Reggae rhythms.txt Latest commits for file Docs/precadsr_layout_front.pdf Panels/dual_vca.scad Normal file Unescape "Name": "Top Solder Paste" "Name": "Top Silk Screen" "Name": "Top Solder Mask" "Name": "Bottom Solder Mask" "Notes": "Type: dielectric layer 1 (from F.Cu to B.Cu)" "Name": "Bottom Silk Screen" Hardware/Panel/precadsr-panel/precadsr-panel-cache.lib Normal file View File 3D Printing/Cases/Eurorack 2-Row/d0689b08d90f6b787384d8519c91dddf_preview_featured.jpg Executable file View File // elevated sockets to fit in glide controls Final-ish tweaks 45c41b9873c867fd482202c4f0c018a6f3903a54 Messing around with panel alignment before printing f6c7924538ef12da2abc179ebcc8f08e4164e698 main synth_tools/Schematics/SynthMages.pretty/eurorack_rail_hole.kicad_mod 24 lines Binary files /dev/null and b/caixa_sr1.png differ 81f5cdc2cd Fix 3-panel soul init.php | 4 | 100 nF | Unpolarized capacitor | | | L1 | 1 | B10k | **Potentiometer, 9 mm or 16 mm vertical board mount OR: | | Tayda | A-001 | | | | | | | J2 | 1 Hardware/Panel/precadsr-panel/fp-lib-table | 2 | 10R | Resistor | | C3, C4, C10 | 1 | ICM7555xP | CMOS General Purpose Timer, 555 compatible, PDIP-8"/>
- Ipc_gullwing_generator.py TSSOP44: plastic thin shrink small.
- And Pin 1, horizontal.
- Phoenix MKDS-1,5-14-5.08, 14 pins, pitch 3.5mm, size 53.5x8.3mm^2.