Y="2.1"/> Update luther's layout Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole Total plated holes count 0 Minor layout tweaks Schematics/Fireball_VCO.pdf | Bin 0 -> 70804 bytes README.md | 5 | 22k | Resistor | | | | | R8, R10, R12 | 3 | A1M | Potentiometer | | | R30 | 1 | B10k | **Potentiometer, 16 mm vertical board mount | | | | | | | | | | | | | C7, C12 | 2 pin Molex connector | | R23, R24, R25, R27 Switch, triple pole double throw | | | U2 | 1 | SW_3PDT_x3 | Switch, triple pole double throw, separate symbols Quad Low-Noise JFET-Input Operational Amplifiers, DIP-14/SOIC-14"/> Machine-readable source code, documentation source, and configuration files. (https://b2b.harting.com/files/download/PRD/PDF_TS/1411XX13001XXX_100228421DRW046C.pdf), generated with kicad-footprint-generator Molex Micro-Fit 3.0. New Pull Request
alt
click/enter