3
1
Back

# Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole Total plated holes Total unplated holes count 0 Minor layout tweaks merged pull request 'Put title box in PDF export' (#4) from schematic by Eeschema 5.1.10-88a1d61d58~88~ubuntu20.04.1 Generated from schematic into main Merge pull request 'Fix rail clearance issues, add PCB slot, more options for potentiometer inputs; knobs for potentiometer spoke placement' (#1) from bugfix/10hp into main 1705ad98fb Put title box in PDF.

New Pull Request