Labels Milestones
BackFireball/Fireball_panel.kicad_prl Normal file Unescape Hardware/PCB/precadsr/Kosmo_panel.pretty/fastestenv_Panel_Mounting_Hole.kicad_mod Normal file View File # For PCBs designed using KiCad: https://www.kicad.org/ # Format documentation: https://kicad.org/help/file-formats/ # Temporary files *.lck # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes unplated through holes: unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) Total plated holes unplated through holes: ============================================================= 2d3c489f2acf0f8bdc9cf0fe8c2346d4d07472be e49f4ab127dc081ee1c77dd21e80d128628a1152 2cddc4d62d38c9e1b69839f92a19e7915eecbceb formatting caixa bits formatting caixa bits 4675f71e05fc19d3608ee6e5061bbe79ae432fb7 c4e1c30b9b Add jlc constraints DRC; replace order number text Fireball/Fireball_panel.kicad_pcb | 3 | 10uF | Polarized capacitor | Tayda | A-559 | | | | | R14 | 1 | 10R | Resistor | | | | | Q1, Q2, Q3, Q4, Q5.
- 6-pin plasic small outline package; 20 leads.
- -5.870507e-001 7.334365e-001 vertex -4.122493e+000 2.331989e+000 2.490742e+001 facet.
- 0.762) hide (end 1.016 2.54 (end -1.016 -2.54.
- -3.569934e-03 5.863528e-01 vertex -1.091137e+02 9.665134e+01 9.685153e+00 facet normal.