synth_tools

Back

Fp-info-cache *.lck # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 0 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CmtUser.gbr Normal file View File Hardware/PCB/precadsr/precadsr.net Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Jack_6.35mm_PJ_629HAN.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/analogoutput.kicad_mod Normal file View File.

-0.734385 0.39254 0.553707 facet.
Repo main dd8fda85b1 Update README.md.
0.643664 0.553666 facet normal -0.884724.
Switch, dual pole double.

New Pull Request

Labels Milestones