3
1
Back

Pin (https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/ltc-legacy-ssop/05081887_A_G48.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py eSIP-7C Vertical Flat Package with Heatsink Tab, see https://ac-dc.power.com/sites/default/files/product-docs/topswitch-jx_family_datasheet.pdf Power Integrations eDIP-12B, see https://www.power.com/sites/default/files/product-docs/linkswitch-pl_family_datasheet.pdf 4-lead surface-mounted (SMD) DIP package, row spacing 7.62 mm (300 mils), body size (see http://www.nidec-copal-electronics.com/e/catalog/switch/cvs.pdf SMD DIP DIL PDIP SMDIP 2.54mm 9.53mm 375mil Clearance8mm 4-lead surface-mounted (SMD) DIP package, row spacing 7.62 mm (300 mils 12-lead surface-mounted (SMD) DIP package, row spacing 7.62 mm (300 mils), see http://cdn-reichelt.de/documents/datenblatt/A400/HDBL101G_20SERIES-TSC.pdf DIL DIP PDIP 2.54mm.

New Pull Request