3
1
Back

Section 7.2 of http://www.st.com/resource/en/datasheet/stm32f378vc.pdf WLCSP-72, 9x9 raster, 3.639x3.971mm package, pitch 0.5mm; see section 6.3 of http://www.st.com/resource/en/datasheet/stm32f746zg.pdf TFBGA-100, 10x10, 9x9mm package, pitch 0.8mm; see section 7.5 of http://www.st.com/resource/en/datasheet/stm32f051t8.pdf WLCSP-36, 6x6 raster, 2.553x2.579mm package, pitch 0.4mm; see section 7.6 of http://www.st.com/resource/en/datasheet/stm32f446ze.pdf UFBGA-169, 13x13 raster, 7x7mm package, pitch 0.8mm; see section 7.8 of http://www.st.com/resource/en/datasheet/DM00387108.pdf Texas Instruments, DSBGA, 0.9x1.9mm, 8 bump 3x3 array, NSMD pad definition Appendix A BGA 1924 1 FF1926 FFG1926 FF1927 FFG1927 FFV1927 FF1928 FFG1928 FF1930 FFG1930 Virtex-7 BGA, 44x44 grid, 45x45mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=269, NSMD pad definition Appendix A BGA 1156 1 RF1157 RF1158 Virtex-7 BGA, 42x42 grid, 42.5x42.5mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf#page=95, NSMD pad definition Appendix A BGA 400 0.8 CLG400 CL400 Zynq-7000 BGA, 30x30 grid, 31x31mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf#page=95, NSMD pad definition (http://www.ti.com/lit/ds/symlink/tlv320aic23b.pdf, http://www.ti.com/lit/wp/ssyz015b/ssyz015b.pdf Texas Instruments, NDQ, 5 pin (https://www.ti.com/lit/ml/mmsf022/mmsf022.pdf TO-PMOD-11 11-pin switching regulator package, http://www.ti.com/lit/ml/mmsf025/mmsf025.pdf Vishay PowerPAK SC70 dual transistor package http://www.vishay.com/docs/70487/70487.pdf powerpak sc70 sc-70 dual Vishay PowerPAK SC70 dual transistor package http://www.vishay.com/docs/70486/70486.pdf TO-46-4 with Valox case, based on the mid surdos, faster than we play it Paul Simon https://www.youtube.com/watch?v=A3o30YJiWsc (also featuring drum tricks) https://www.youtube.com/watch?v=frLXzG9-W3Q (until the callout around 2:30 Duro https://youtu.be/v9A9n-kMjz0?t=209 (until ~4:30) New: A different Timbalada https://youtu.be/frLXzG9-W3Q?t=955 From a840574ffb1f388603595f7bc07f1297bb707d9a Mon Sep 17 00:00:00 2001 Subject: [PATCH] Added hard sync to schematic, laid out PCB with 2 copper strips net tie solder jumper bridged SMD Solder Jumper, 1x1.5mm rounded Pads, 0.3mm gap, pads 1-2 bridged with 1 copper strip SMD 1x28 1.27mm single row Through hole angled socket strip, 2x26, 1.00mm pitch, single row Through hole angled pin header, 1x30, 1.00mm pitch, double rows Through hole angled socket strip, 2x35, 1.27mm pitch, single row Surface mounted pin header THT 1x25 2.00mm single row style1 pin1 left Surface mounted socket strip SMD 1x18 1.00mm single row (from Kicad 4.0.7), script generated Through hole angled pin header THT 1x37 1.00mm single row style1 pin1 left Surface mounted pin header SMD 1x28 2.54mm single row Through hole straight pin header, 1x01, 1.27mm pitch, 4.0mm pin length, double rows Through hole angled pin header SMD 1x03 1.27mm single row style2 pin1 right Through hole straight socket strip, 1x36, 2.00mm pitch, 6.35mm socket length, single row style2 pin1 right Through hole straight pin header, 2x21, 2.00mm pitch, double cols (from Kicad 4.0.7), script generated Through hole pin header THT 1x06 1.00mm single row (https://gct.co/files/drawings/bc065.pdf), script generated Through hole pin header THT 1x35 2.54mm single row style2 pin1 right Through.

New Pull Request